

Research Summary

Changjae Moon

Changjae Moon

■ Education

- **PostDoc** Pohang University of Science and Technology (POSTECH), Korea Mar. 2025 – Present
- **M.S.-Ph.D Combined** POSTECH, Korea Mar. 2019 – Feb. 2025
- **B.S.** POSTECH, Korea Mar. 2014 – Aug. 2018

■ Research Interests

- Energy-Efficient TRX Architectures
- Novel Equalization Techniques and Signal Modulations for High-Speed Links
- Optical Modulator Driver Design (Ongoing)

■ Technical Specialties


- Interconnect Modeling and Characterization
- High-Speed I/O Circuit Design
 - High-Speed TRXs, FFE, DFE, CTLE, PLL, CDR, and Clock Distribution Circuits
- On-Chip Measurement and Testing Methodology

■ Skills


- Programming Languages: C languages and Python
- Circuit Simulation Tools: HFSS, EMX, Cadence, Verilog, and Matlab & Simulink
- Synthesis Tools: Design compiler and IC compiler
- PCB Tool: PADS




1) Addition-Only FFE (A-FFE) TX



Difference Filter




Average Filter




$D_i \ D_{\text{main}}$	Difference Filter Output	Average Filter Output
-1 -1	0	-1
-1 +1	+1	0
+1 -1	-1	0
+1 +1	0	+1

- In A-FFE, there are **no subtractions** between taps, **only additions**.
- The A-FFE sub-filter is either a **difference filter** or an **average filter**.
- The sub-filter type is determined by the **sign of the CFFE cursor**.


1) Robustness to Errors of Coefficients



Measured Eye Diagram






Worst Case




- The low pass filter channel attenuate the AFFE's error pulse.
- At the RX, the impact of the A-FFE coefficient error is attenuated.

1) A-FFE TX


C. Moon, JSSC2024,
ISSCC2022



28nm CMOS Process




Power Breakdown





- The TX achieved 20 Gb/s/pin with 55.1 mV eye height over 15 dB PCB trace at 1.18 pJ/b.
- Since A-FFE taps activate only when needed, energy scales linearly with transition probability.

2) PAM4 Crosstalk Compensation (PAM4 XTC)



- PAM4 crosstalk amplitude dynamically changes with the data pattern.
- Interconnect skews make crosstalk compensation (XTC) more difficult.


2) PAM4 TXs with Crosstalk Compensation



Eye	Width [UI]	Height [mV]
Top	0.352	40.3
Middle	0.384	43.2
Bottom	0.352	60

Eye	Width [UI]	Height [mV]
Top	0.107	30.2
Middle	0.071	13.3
Bottom	0.089	26.7

Eye	Width [U]	Height [mV]
Top	closed	closed
Middle	closed	closed
Bottom	closed	closed




Eye	Width [UI]	Height [mV]
Top	Almost closed (<0.04 UI)	Almost closed (<10 mV)
Middle	Almost closed (<0.04 UI)	Almost closed (<10 mV)
Bottom	Almost closed (<0.04 UI)	Almost closed (<10 mV)


Eye	Width [UI]	Height [mV]
Top	0.376	60.2
Middle	0.384	61.4
Bottom	0.383	66.7

- The TX achieved 16 Gb/s/pin with 40.3 mV eye height at 1.6 pJ/b while compensating for PAM4 FEXT signals produced by two aggressors.
- To address the delay mismatches between the victim and the aggressors, I introduced **delay adjustment circuits** for PAM4 FEXT compensation for the first time.

3) 100 Gb/s Microring Modulator Driver (Ongoing)



R_T	40 Ω
L_S	200pH
C_C	2pF
R_B	40k Ω
C_L	50fF
L_P	45.92pH
R_P	1.851 Ω
C_P	20.16fF
R_J	196.5 Ω
C_J	13.55fF
R_{Si}	2.611k Ω
C_{ox}	3.7fF



- The output driver uses a differential ac-coupled architecture to maximize output voltage and decouple it from MRM bias by utilizing on-chip bias-T.
- The output driver consists of a pseudo-differential stacked push-pull output stage to deliver 2.35 V_{ppd} output swing while satisfying the electrical overstress requirements.
- Inverter-based cherry-hooper amplifier are used the pre-driver to enhance the bandwidth.